blob: 79e55df4a27a819ae6b89c5b6945f65195beaf8e (
plain) (
tree)
|
|
module counter(out, clk, reset);
parameter WIDTH = 8;
output [WIDTH-1: 0] out;
input clk, reset;
reg [WIDTH-1: 0] out;
wire clk, reset;
always @(posedge clk or posedge reset)
if (reset)
out <= 0;
else
out <= out + 1;
endmodule // counter
|