blob: 02b9bc6e988579cf0e5cebeabfbeeb3bb967fe0d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
|
module top(count, clk, reset);
parameter WIDTH = 6;
output [WIDTH-1: 0] count;
input clk, reset;
wire [WIDTH-1:0] value;
counter #(WIDTH) counter_1 (count, clk, reset);
endmodule // top
|